Abstruct-An experimental and theoretical study of the l/f noise and the thermal noise in double-diffused MOS (DMOS) transistors in a BICMOS-technology has been carried out. By using an analytical model that consists of an enhancement MOS transistor in series with a depletion MOS transistor and a resistance, and by attributing noise sources to each device, the noise in DMOS devices is simulated accurately. Three distinct regions of operation are defined: enhancement transistor control, depletion transistor control and the linear region. In the first region, the noise is strictly determined by the enhancement transistor. It was found that the l/f noise in this region is caused by mobility fluctuations and is very low. In the depletion transistor control region both transistors influence the total noise. Here the 1/ f noise is dominated by the depletion transistor. The series resistance is only of importance in the linear region.
I. INTRODUCTION T present, many applications require the integration of
A high-voltage devices in Integrated Circuits. This demands the use of a technology that combines bipolar (BJT), CMOS and DMOS transistors on a single chip. DMOS transistors have a high breakdown voltage, which allows them to be used in specific applications. Formerly, DMOS devices were principally used in high-power switches, but with the integration of these transistors in BICMOS-technology, other applications, such as high-voltage digital cells, high-voltage current sources and operational amplifiers, have come within reach.
The use of DMOS transistors in high-power switches did not really require low-noise performance, but with the introduction of the above-mentioned applications the noise behavior of DMOS transistors has become important. In order to reduce the output noise of an operational amplifier, for example, it is essential to have a better understanding of the noise mechanisms in DMOS transistors.
Considering the above, it does not seem strange that few articles have been written on noise in DMOS transistors up to now [1]- [3] . On top of this, no model was available to explain the results. In this paper a noise model for DMOS transistors is introduced, which describes both the llf noise and the thermal noise. 
DMOS DEVICE STRUCTURES AND DC-MODEL
The DMOS transistors in the BICMOS technology under examination are described in detail in references [4] and [5].
Both the n-type and p-type DMOS structures are depicted in Fig. 1 . The DMOS devices are lateral, nonself-aligned, junction-isolated structures. A breakdown voltage of 85 V is obtained for the n-type DMOS transistor, whereas the p-type DMOS transistor can sustain a breakdown voltage of -100 V.
Many articles have been written on the subject of DMOS modeling. In [6] and [' 7 ] a macro-model was introduced, where DMOS devices were modeled by a subcircuit consisting of a short-channel enhancement-mode MOS transistor in series with a long-channel depletion-mode MOS transistor. The DMOS model used here is an extended version of this macromodel (see Fig. 2(a) for the n-type DMOS transistor).
In Fig. 2(a) , the enhancement MOS transistor models the inversion layer that is formed under the gate in the diffused part of the p-type Base, when a positive gate voltage is applied. The depletion MOS transistor models the accumulation layer in the n-Tub, and the series resistance RD models the drift-region in the n-Tub.
The saturation drain current in a DMOS device is independent of the drain-source voltage V&, because no channel length modulation occurs. This indicates that the conductance = dID/dV,s M 0. When the DMOS transistor is operated at moderate or high power levels, becomes negative due to electrothermal effects [8] . This negative dynamic resistance is ignored in the following derivation.
When both devices are operating in the linear region, following the same reasoning as in [7] , the drain current can be expressed as follows (for simplicity reasons, the source is and
The gain parameter P and the body factor SE of the enhancement transistor are defined by
where the surface mobility p and the channel length L for the enhancement MOS transistor and the depletion MOS transistor are different.
where ment transistor (in V1/'), given by denotes the body effect coefficient of the enhanceand $FE denotes the Fermi level of the enhancement transistor relatively expressed in units of k T / q , given by
Here, n; represents the intrinsic electron concentration of silicon (in electr~ns/cm-~), and N E stands for the doping concentration in the p-Base (in a t~m s / c m -~) .
In contrast to [7] , we take the body effect into account in the equations. The channel in the p-Base is not doped uniformly due to lateral diffusion. This means that the doping concentration varies along the channel. In order to model this channel with one enhancement transistor only, an effective channel length LE and an effective doping concentration NE have to be introduced [7] . The effective channel length differs from the physical channel length, and the effective doping concentration NE is smaller than the maximum doping concentration in the channel. Furthermore it should be noted that the depletion transistor is in an accumulation layer. This implies that no depletion layer is formed under the gate in the n-Tub and thus no body effect has to be taken into account.
The DMOS device pinches off whenever the channel of either transistors pinches off. The external drain-to-source voltage for which the enhancement transistor pinches off is VDSE, and the external drain-to-source voltage for which the depletion transistor pinches off is VDSD. The two drain saturation voltages can be solved from (1) and (2). The physical solutions read as follows:
where the effective gate voltage V& is equal to V, -VTE, the threshold difference AV, is equal to V& -VTD and the relative gain parameter P' is defined as P E / P D .
From (7) and (8), we find
This implies that VDSE 5 VDSD, unless the term A is negative and, therefore, VDS~: is nonexistent. Both transistors are on the brink of saturation if VDSE = VDSD, i.e., if the term A = 0.
Physically, this occurs with
Assuming that p' > 6;/(1 + SE), which is normally the case for values of effective doping concentration N E that are not too high, the effective transition gate voltage VhT has a positive value. Now analogous to [7] , three different regions of operation can be defined for the DMOS-transistor:
Region 1-Enhancement Transistor Control: For VDS 2 VDSE and 0 5 V& 5 VAT, the term A is positive and hence VDSE 5 VDSD; the enhancement transistor is in saturation.
Although the depletion transistor may operate in its saturation region or its lineaar region, the drain current is only determined by the enhancement transistor in this region
The transconductance gm is The DMOS device acts as a single MOS transistor.
Region 2-Depletion
Transistor Control: For VDS 2 VDSD and V& > VAT, the term A is negative and VDSE does not exist; the enhancement transistor is in the linear region and the depletion transistor is in saturation. In this region, the drain current is determined by both the enhancement and the depletion transistor. 
DMOS NOISE MODEL
In order to calculaie the noise model, a noise source is attributed to each device of the equivalent circuit in Fig. 2(a) , in the same way as was done for MOS tetrodes in [9] . The resulting circuit is shown in Fig. 2(b) .
The two MOS transistors (i.e., the inversion or accumulation layer they stand for) exhibit both thermal noise and flicker noise. The thermal noise in MOS transistors has been extensively studied and is well understood [9] The l / f noise parameter cy is used as a figure of merit and its value is geometry independent in both models. Under certain circumstances [ 131, the Ap. model predicts a gate-voltageindependent cy value. a values have been measured in the range of lop3 to lop7. The An model, on the other hand, predicts an cy value that is proportional to the oxide thickness tox and inversely proportional to the effective gate voltage In order to calculate the total drain-current noise spectral density of the DMOS transistor, all terminals of the DMOS device are assumed to be short-circuited to ground. In this case the equivalent circuit of the DMOS transistor in Fig. 2(b) leads to the small-signal circuit in Fig. 4 , where the ac-signal Fig. 4 . Small-signal circuit for noise calculations.
In Fig. 4 , the symbols in (18)- (20), shown at the bottom of the page, are used. Elaborating the Kirchhoff equations related to Fig. 4 , the following formula for ZT is obtained (21) and (22), shown at the bottom of the page. The transconductance gmE of the enhancement MOS transistor is given by
Using a small-signal circuit where the ac-signal VGS # 0, we find the following for the transconductance gm of the DMOS transistor
Combining (22) and (24), the equivalent input voltage noise is given by (251, shown at the bottom of the next page. Now for the different operating regions as mentioned in Section 11, the equivalent input voltage noise can be simplified to: Region 1-Enhancement Transistor Control: The enhancement transistor is in saturation, which indicates that g d E = 0. Using (14), (17), (23) and (25) we find As was to be expected, the total noise in this region is strictly determined by the enhancement transistor.
Region 2-Depletion Transistor Control:
The depletion transistor is in saturation and the enhancement transistor is in the linear region. This implies that g d D = 0 and g d E # 0, so again using (25), we find If thermal noise only is considered, using (13), (14), (18), (19),
and (23), we find that (27) becomes ( T E = (1 + GE)VX/V&)
Considering the flicker noise, using (15), (17)-(19), and (23), we find that (27) gives In this region both the enhancement and the depletion transistor determine the total noise.
Region 3-Linear Region:
If VDS << V& using (18), (19), (20) and (23), (25) 'can be approximated by (30), shown at the bottom of the page. For large RD the noise contributed by the series resistance becomes dominant. The noise in this region was not subject to any further experimental study.
As regards p-type DMOS devices, all voltages and currents in formulae (1) to (30) have to be multiplied by -1.
IV. EXPERIMENTAL RESULTS
Noise measurements were only performed on p-type DMOS transistors, because these devices are often used in operational amplifiers, which makes noise an important feature.
The channel lengths of the DMOS transistors under examination are fixed (LE = 4 pm, L D = 12 pm), and different channel widths W ( = WE = W O ) were used (W = 7 pm, 50 pm and 100 pm).
All of the noise experiments were done in saturation (i.e.,
Regions 1 and 2).
First of all, the dc-characteristics were studied and parameters were extracted, so that the dc-characteristics could be properly simulated for a large range of channel widths and for low gate voltages. Thus, the occurrence of a negative dynamic resistance is avoided.
For simulations to be accurate, the mobility reduction due to the transverse gate field has to be taken into account too. Here only the reduction of the surface mobility p~ of the enhancement transistor is taken into account. It is expressed by the empirical SPICE relation where UCRI, stands for the critical field for mobility degradation (in V/m), above which mobility reduction sets in. U E X~ stands for the critical field exponent, which determines the dependency of the mobility on the gate voltage, and po is the surface mobility in the inversion layer at low gate voltages.
Both the parameters UCRIT and UEXP were fitted for the dc-characteristics.
The transconductance of the device under test was measured in order to determine the equivalent input voltage noise. Next, the drain-current spectral density SIT was measured in the frequency range 10 Hz to 100 kHz, and converted to the equivalent input noise voltage SV,, using (25). Equation (26) is adjusted for mobility reduction in the enhancement transistor for high bias voltages, using (3 1). The adjusted equation is used to determine parameter CYE from the experimental results for lV&l < IV&I. Q E as a function of IV&l is shown in Fig. 6 . As can be seen here, Q E is gate-voltage-independent. This implies that the l / f noise in the enhancement transistor is caused by mobility fluctuations. It has been shown before that the flicker noise in p-channel transistors is often due to mobility fluctuations [12], [13] , presumably because these transistors often have a buried channel at a large distance from the oxide interface.
Assuming that Q E remains constant for IV&l > /VbTI and adjusting (29) for mobility reduction, using (31), the parameter CYD was calculated and is depicted as a function of IV& in For W = 50 pm and W = 100 pm, parameter CYD is in the same order of magnitude, whereas for W = 7 pm CYD is somewhat higher. The latter may be due to narrow channel effects. Narrow channel devices suffer more from parasitic channels at the edges, resulting in increased l/f noise. The parameter Q E was also determined for several transistors with different channel widths (the results are shown in Fig. 8 ). Again with W = 50 pm and W = 100 pm, parameter Q E is roughly the same, whereas with W = 7 pm, Q E is somewhat higher due to parasitic narrow channel effects.
The nonuniformly doped channel in the n-well results in the use of an effective channel length LE for the enhancement transistor. This effective channel length differs from the physical channel length. The effective channel length was used to determine Q E . If the physical channel length had been used instead, Q E would have been about 30% higher.
Despite this fact, the parameter Q E is about 1 x lop7 for this BICMOS-technology.
As in the case of the A p model, CY is geometry and voltage-independent. It can easily be used as a figure of merit to compare the noise behavior of (p-type) transistors from different technologies, as was done in [13] . The results of [13] , in which a comparison is made between twelve different CMOS manufacturers from the United States, Japan and Europe, shows CY values between 1 x 10V6 and 8 x This means that the noise parameter CY, for the technology under examination, has one of the lowest values ever measured.
The flicker noise was simulated for a transistor with W = 100 pm using a constant parameter Q E and a gate-voltagedependent parameter C Y D . The simulated and the measured l/f noise are shown in Fig. 9 , where we see that the simulated values correspond rather well to the measured values.
Thermal Noise: The thermal noise of the DMOS transistors was measured at f = 100 kHz, where the flicker noise is higher than the flicker noise contributed by the enhancement transistor. Therefore, the total l / f noise in this region is principally controlled by the noise in the depletion transistor.
In fact, the abrupt transition in the l / f noise at VG = V,, is basically caused by a sharp difference in spatial noise sources that become dominant at the device terminals. As the thermal noise in the enhancement transistor and the thermal noise in the depletion transistor are due to the same physical mechanism and are in the same order of magnitude, no sharp transition can be seen around VG = VGT for the thermal noise of the DMOS device.
In the linear region, the total noise is not determined by the two transistors only, but also by the series resistance. The latter plays an important role in the noise behavior of DMOS devices in this region, depending on its value and its noise contribution. The noise in the linear region still requires more extensive study. 
V. CONCLUSION
A novel model for the noise in lateral DMOS transistors in BICMOS-technology has been demonstrated. The model is based on a series circuit of an enhancement MOS transistor, a depletion MOS transistor and a series resistance, where a noise source is attributed to each separate device. In the saturation region, the DMOS device noise is exclusively caused by the noise in the two transistors. The proposed noise model was experimentally verified for p-type DMOS transistors in saturation; the theoretical results correspond well to the measured results.
For gate voltages below a certain value V,, and under conditions of saturation, the drain current and its noise are strictly determined by the enhancement transistor (i.e., the diffused portion of the DMOST channel). In this region the
